Abstract--This paper addresses the optimization of front-end design in position sensing, imaging and high resolution energy dispersive analysis with room temperature semiconductor detectors. The focus is on monolithic solutions able to meet the requirements of high functional densities set by multielectrode, finely segmented detectors. Front-end architectures featuring additional functions besides charge measurements, as demanded by the need of acquiring and processing multiparametric information associated with the detector signals will be discussed. Noise will be an issue of dominant importance in all the foregoing analysis. The advent of CMOS processes featuring submicron gate length and gate oxide thicknesses in the few nm region is overturning some of the classical criteria in the choice of the front-end device. The achievement of the limits in resolution requires a strict control of the noise contribution from the current amplifier which ordinarily follows the front-end element in the charge-sensitive loop. This aspect becomes more crucial in designing front-end systems with submicron processes.
features along with a high resolution spatial definition [9] , [10] .
The third reason is connected with front-end systems intended for spectrometry applications. Their design must keep pace with the improvement in the quality of roomtemperature operated semiconductor detectors and with the advent of detectors made of new materials.
The fourth reason is related to the need of assessing the benefits brought about to the front-end design by the advancement in the monolithic technologies, especially in the MOSFET area [11] [12] [13] [14] [15] . The most advanced MOSFET processes feature a gate length of a fraction of a micron and a thickness of the gate oxide in the few nm region. Besides the obvious advantages in the design of the digital section of the front-end, these features result also in important advantages in the design of the analog circuits. They are related to the achievement of better transconductance-to-standing-current ratios and to the possibility of operating the devices in regions of inversion that allow good signal and noise characteristics at low current levels. As far as noise goes, the reduction in the gate oxide thickness is perhaps more important that the shrinking in the gate length L. It has been shown that the reduction in gate length below 0.35µm has little effect on the channel thermal noise. It may be even detrimental because of the appearance of effects like hot electrons and impact ionization. The decrease in the oxide thickness has a positive impact on both noise terms associated with the channel current. Besides contributing to increase the transconductance in some condition of inversion and therefore to reduce the channel thermal noise to a certain extent, it has a highly beneficial effect on the low frequency noise in the channel current [16] [17] [18] [19] .
The progress in the MOSFET processes is modifying the criteria that govern the choice of the front-end element and changing the regions of detector capacitances and peaking time values where the MOSFET outperforms or under performs the silicon junction field-effect transistor (JFET) in low-noise applications.
When the main goal is the achievement of the limits in the noise behavior of a front-end system based on either type of component, a thorough control of all the additional noise contribution becomes of paramount importance. Some of these contributions will be discussed in this paper. For
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Lorenzo Fabris, PierFrancesco Manfredi T instance, the minimization of the contribution added by the current preamplifier which follows the front-end device in a charge-sensitive loop becomes an important issue. It might be argued that such a contribution is a second order effect. If this may be true, it is certainly true, however, that the secondorder effects may be the real limitation to the achievement of the target noise performances. It is to be pointed out that these additional noise contributions become more important in a preamplifier using a submicron input device. It will be shown how these considerations affect the design of the input device itself.
II. BASIC ARCHITECTURES OF THE FRONT-END SYSTEM
A front-end system intended to acquire and process signals from a multielectrode detectors has an input analog section which consists of as many channels as the incoming signals. Basic components of each channel are the front-end amplifier, in most cases a charge-sensitive loop and the shaper. The further processing of the shaped signal depends on the particular function the system must implement. Some examples are given in Fig. 1 . In the simplest case the shaper is followed by a threshold comparator, which detects the presence of a signal carrying a charge above a preset value, case a) in Fig. 1 . Several imaging systems employing pixel or strip detectors are based on this simple function [20] [21] [22] [23] . In other applications the charge information must be retained. This is the case, for instance, when a space resolution beyond the intrinsic geometric limits of the segmentation must be obtained by a centroid evaluating algorithm. The charge can be stored in an analog memory, like in case c) of Fig. 1 . This solution is pursued, for instance, when the centroid algorithm is realized by analog methods.
Alternatively, the stored value of the charge can be converted into a number and the centroid calculated on the basis of the numerical values, case d) in Fig. 1 .
A simple way of arriving at a digital evaluation of the input charge is based on the principle of Time-over-Threshold (ToT) [24] , [25] , shown as case b) in Fig. 1 . This is a compression-type, nonlinear transformation of the amplitude at the shaper output into a time variable, represented by the duration of the signal at the comparator output. Such duration is converted into a number by classical techniques of time-todigital conversion.
As shown in Fig. 1 , a timing channel can be derived from the preamplifier output. This feature is becoming more and more important with the growing request of time-correlated imaging in some chemistry and biology studies. Besides, three-dimensional imagers based on time-domain reflectometry have been obtained from two-dimensional imaging systems by associating an accurate timing channel with each pixel.
The elements highlighted by thicker lines in Fig. 1 constitute the crucial aspects in the front-end design. The first one is the input circuit in the charge-sensitive preamplifier, which determines to a large extent the noise behavior of the channel. This sets the most important limit to the accuracy in both charge measurement and time definition. Focus on this aspect will be in section III. The second one is the reset circuit in the charge-sensitive loop. An excellent analysis of the solutions realizable in CMOS technology is provided in [26] . The third one is the timing channel. Description of an accurate timing circuit can be found in [27] .
III. NOISE OPTIMIZATION IN MONOLITHIC DESIGN

A. Choice of the type of front-end device
As pointed out in section I, the evolution in CMOS technologies associated with the device scaling is, if not overturning, certainly modifying the choice criteria of the front-end element in the charge-sensitive loop. In a nutshell, a top quality P-channel MOSFET may invade a good portion of the region of applications which was conventionally covered by the junction field-effect transistor (JFET).
To discuss these aspects in more detail, three monolithic technologies are considered in this section. One is a CMOS process featuring 0.25µm minimum gate length L min and an oxide thickness of 5nm [16] , [17] . The other two technologies offer a JFET as a front-end element. Of these two technologies, one, DMILL, is a BiCMOS-JFET process whose JFET is P-channel. [28] [29] [30] .
The second is entirely based on top quality, spectrometry grade N-channel JFETs. [31] , [32] . The technologies featuring complementary MOSFETs are more flexible and therefore more suited for a design requiring a variety of analog and digital functions.
The noise behavior dictates the choice of the front-end device, either an N or P-channel MOSFET in a CMOS process, N or P-channel MOSFET or a P-JFET in a DMILLbased design. The further possibility in the DMILL case, the bipolar transistor is neglected here, as its use is restricted to very specific, though important applications. In some circumstances the noise may even drive the choice of the technology, for instance directing the preference to the process featuring the NJFET as a sole active element. In this case the front-end chip will be restricted to the preamplification function, all other processing being transferred to a separate CMOS chip.
In charge measurements, the noise characteristics of the front-end systems are currently expressed by the equivalent noise charge (ENC). The dominant contribution to ENC usually comes from the so-called series or voltage noise, which is mostly due to the noise associated with the drain current in the input device. In the foregoing analysis, this will be considered ideally to be the only source of noise in the front-end. For the sake of reference, it is assumed that the cascade connection of preamplifier and shaper responds to a delta-impulse injected at the preamplifier input with a symmetric, piecewise parabolic weighting function of peaking time t p . The noise coefficients of such a weighting function are: A 1 =1.33 for the series noise component with frequency dependence The expressions of ENC 2 are given by (1) for the MOSFET and by (2) for a JFET.
( )
In the previous equations * D C is the sum of all open-loop capacitances shunting the preamplifier input, including the detector capacitance D C , the feedback capacitance F C in the charge-sensitive loop and strays. i C is the input capacitance of the front-end device.
Equations (1) and (2) have been obtained from the expressions of the gate referred spectral power densities of the channel current noise given by (3) for a MOSFET and by (4) for a JFET.
In (3) and ( (1/g m ), where Γ is a coefficient ordinarily of the order of unity, which however may become consistently larger than 1 in short channel MOSFETs operating in strong inversion.
Equations (3) and (4) also highlight the difference in the low-frequency noise mechanism of the two types of device. In MOSFETs the low-frequency region of the noise spectrum is governed by 1/f noise [33] . The term which appears in (4) to describe the low-frequency noise in a JFET is approximated as the tail of a Lorentzian distribution. Such an approximation is valid for low noise JFETs in most of practical applications and fails only in devices exposed to a substantial dose of radiation.
A conceptual comparison of the relative merits of N and Pchannel MOSFETS belonging to the same process and an Nchannel JFET, all assumed to be of identical i C values, is provided by the model plots of Fig. 2 . The MOSFETs behavior is typical of a submicron process with gate oxide thickness in the 5nm region. The JFET behaves as a device belonging to a classical low-noise monolithic process with a few micron gate length. 
where K a depends on the quality of the gate oxide and on the height of the barrier at the junction Si/SiO 2 and C ox is the gate-to-channel capacitance per unit area. The reduction in the gate oxide thickness and a likely improvement in the oxide quality have resulted in a substantially lower 1/f noise in the most advanced MOSFET processes. Still, the P-channel features less 1/f noise than the N-channel MOSFET, as pointed out in Fig.2 . The ratio K f,N /K f,P depends on the process and can vary from a minimum of a few units to a maximum of about thirty.
The actual power densities of the series noise relevant to four devices, all of gate width W in the 2000µm region are plotted as functions of frequency in Fig. 3 . The devices are: an N-channel and a P-channel MOSFET belonging to the same CMOS process, featuring a minimum gate length L min =0.25µm and a gate oxide thickness t ox =5.5nm, an Nchannel JFET part of a monolithic low-noise JFET technology and the P-channel JFET belonging to the DMILL process. The frequency spectra of Fig.3 were made at equal ratios between drain current I D and gate length L [16] , [17] , [26] , [28] . Frequency dependence of the SM(f), SJ(f) spectral power densities for devices belonging to different monolithic processes: a) Nchannel MOSFET belonging to a CMOS process featuring Lmin = 0.25µm, tox=5nm, actual gate length L=0.5µm, drain current ID = 0.5mA, input capacitance Ci = 6pF; b) P-channel MOSFET belonging to the same CMOS process as above, actual gate length L=0.5µm, drain current ID=0.5mA, input capacitance Ci=6pF; c) N-channel JFET belonging to an all N-JFET monolithic process, actual gate length L=5µm, input capacitance Ci=10pF, drain current ID=5mA; d) P-channel JFET belonging to DMILL BiCMOS JFET process, actual gate length L=1µm, input capacitance Ci=9pF, drain current ID=1mA.
The relevant ENC vs. t p plots, evaluated under the assumption that each of the four devices is employed as the front-end element of a charge-sensitive loop with a 1pF feedback capacitance C f , associated with a 20pF detector are given in Fig. 4 . These values tend to represent the case of a strip detector with long strips in an application where the preamplifier is required to have a short rise time. It may alternatively represent the case of a spectrometry application with a planar detector of active area in the cm 2 region. The curves of Fig. 4 were obtained by introducing the values of the noise parameters determined on the basis of Fig. 3 into (1) and (2). The following important conclusions can be drawn from Fig. 4 . At short peaking times, t p below about 100ns the N-MOS is to be preferred. As t p approaches the 1µs region the P-MOS outperforms all the other devices. This is probably the most striking consequence of the improvement in the CMOS area, in the sense that the P-MOS tends to invade the area which used to be restricted to the JFET. The JFETs, by virtue of their superior behavior in the low-frequency region, are still unsurpassed at peaking times in the 10µs domain.
At these peaking time values the gate leakage current in a JFET does not yet constitute a serious limitation, therefore, spectrometry measurements where the counting rate aspect can be compromised in favor of the highest possible energy resolution will continue to be based on the JFET. Of the two JFET considered in Fig. 3 and Fig. 4 the N-cannel device has better performances than the DMILL P-channel JFET throughout the explored interval of t p values. However, also the DMILL P-JFET outperforms the MOSFETs at very long peaking times. As Fig. 4 points out, there is a crossover point at a critical value * p t in the ENC vs. t p curves relevant to the N and P-channel MOSFETs. Considering an N and P-channel MOSFET of equal input capacitance operating at the same current in the same inversion region, * p t is given by:
It is interesting to show the noise limits achievable now in applications with detectors of small capacitance. The case of a pixel detector of 330 C * D = fF is shown in fig. 5a ), where the detector is supposed to be associated with a P-MOS font-end element, featuring W=100µm, L=0.35µm, C i =110fF.
Plot b) in the same figure shows the present limits in a preamplifier using a small input JFET (C i =1pF) based on the same process as the N-channel device in Fig. 4 The noise description based upon the spectral power density such as that of Fig. 3 , if useful in characterizing the noise features of a particular device is of little use in evaluating the ENC when a device belonging to a given process is scaled up or down in W to match the actual detector capacitance. For this purpose it is better to provide the frequency dependence of the products:
for the MOSFET and
for the JFET. The plots of figure 6 are much more adequate to describe the noise behavior of an active device in detector applications than the plots of Fig. 3 . For instance, from Fig. 3 it is difficult to infer why the N-JFET has considerably worse ENC than the P-MOS at short peaking times, as apparent in Fig. 4 . According to Fig. 3 , indeed, the difference in their high frequency power densities is small. The true reason for the different ENC behavior at short t p values is that, although the two devices have high frequency noise power densities close in value, the N-JFET has a consistently larger C i . This aspect is clearly pointed out by the curves of Fig. 6 .
Besides, the knowledge of In the previous equations ( )
is the mismatch factor in the actual case, that is, as determined by a device with an input capacitance C i,a generally different from C i , the input capacitance of the sample device on which the power spectral density is measured. In (9) and (10) 
B. Choice of the optimum size of the front-end device
The considerations about the optimum size of the front-end device, as they are available in the literature, are usually done under the hypothesis that the noise is determined by the sole input device. It will be shown in the next paragraph that the noise in the current amplifier which follows the front-end element in the charge-sensitive loop affects the optimization process of the input device itself. Therefore, the optimization process should involve the entire input circuit in the chargesensitive loop, which in its simplest version is a cascode. However, as a first step it is useful to review the classical optimization procedure, which is named, though improperly "capacitive matching". In a preamplifier, where the only noise sources are those associated with the main current in the input active device, the optimum size condition depends on the constraints under which the scaling of the device is done [34] [35] [36] .
1) The scaling is done keeping the linear current density I D /W constant. The I D /W ratio determines to a large extent the inversion condition in a MOSFET. Therefore, if the current in the device is scaled with W so that the current density remains constant, the inversion condition in a MOSFET should remain the same.
In this case it can be reasonably assumed that
as given by (7) and (8) are independent of W. This may be not strictly true in MOSFET circuits but the resulting inaccuracy is tolerable in most cases. As a consequence of this hypothesis, the transition frequency ω T =g m /C i is a constant. The square brackets at the second member of (9) and (10) are, accordingly, independent of C i and the condition of minimum ENC occurs when
, which is the true capacitive matching condition.
2) The scaling is done keeping the drain current I D constant This is the situation where the value of the drain current is constrained and must be kept fixed as W and C i along with it are scaled. By rewriting (1) and (2) in the following way:
and remembering that the terms 2 f A H 2 π and
independent of C i , their contributions to ENC attain a minimum at the C i value which minimizes the first square bracket in (1'), (2'), that is,
The minimization of the contribution due to the channel thermal noise requires that the relationship between g m and C i be made explicit. In the case of a MOSFET operating in strong inversion g m is proportional to . Therefore, in a MOSFET operating under the constraint of fixed current, the value of C i which minimizes 2 M ENC lies in the interval:
Its exact value depends on the relative weight of thermal and 1/f-noise in determining 2 M ENC . The same condition of minimum channel thermal noise contribution to ENC:
is obtained in the case of a JFET operating at a current lower that its I DSS , being I DSS the drain current at zero gate-to-source voltage.
In a MOSFET operating in moderate inversion the lower limit of inequality (11) is smaller than 3 / C * D [37] . In a MOSFET operating in weak inversion g m depends exclusively on I D and is independent of W and L. Therefore, the constraint set on I D fixes the value of g m . It is therefore advisable to employ the smallest W which retains the adopted inversion condition at the preset current [26] .
3) Further considerations on the optimum size of the input device As a comment to the capacitive matching condition,
it is worth pointing out that the condition of device scaling at constant current density is not essential. In order that * D i C C = be the condition which minimizes the channel thermal noise it is required that g m be proportional to C i . A typical situation of this type is that of a MOSFET operating in condition of velocity saturation, where g m =C ox WLv sat /L, v sat being the saturation velocity.
C. Effect of the noise in the current amplifier which follows the input device
As anticipated, the noise associated with the current amplifier which follows the input device affects the design of the front-end device itself. To discuss this point, the chargesensitive loop shown in Fig. 7 will be considered. The circuit in Fig. 7 is an oversimplified schematic which puts into evidence the input cascode, made of transistors T 1 and T 2 , followed by an ideal buffer. The thicker lines highlight the circuit elements that intervene in signal and noise analysis. The dc current sources I dc1 and I dc2 have been shown for the sake of completeness, although they are inessential in this analysis. The active behavior of T 1 is described by the voltage-controlled current source g m1 V 1 , where g m1 is the transconductance of T 1 . The model of T 1 is completed by its gate-to-source and gate-to-drain capacitances C GS and C GD and by its drain-to-source dynamic resistance r o1 . The current source i N1 represents the noise associated with the drain current in T 1 and the noise of T 2 is described by the voltage source e 2 . The detector is represented by the current source Qi(t) in parallel to the capacitance C D . An extremely large open-loop gain will be assumed in the charge-sensitive loop.
The dominant terms in the spectral power density is the dynamic conductance appearing on the drain of T 1 . G determines the impact of the noise of T 2 on the total noise at the preamplifier output. A first consideration which can be made on the basis of (12) is that a reduction in the gate length L of T 1 , causes a decrease in r o1 and a related increase in G. This is one more reason why deep submicron MOSFETS, that is, devices with L below approximately 0.3µm are not advisable as front-end elements in charge-sensitive loops.
Numerical evaluations show, however, that unless extremely small values of L are used, the dominant term in G is g m1 C GD /( * D C +C i ), which is due to the capacitive feedback around T 1 . To give a numerical example, a PMOS with W=2000µm and L=0.35µm would feature at a 300µA drain current g m =6mS, C i =4pF and C GD =1.35pF. Employed as the front-end device in a charge-sensitive preamplifier coupled to a detector of 4pF, that is the condition of capacitive matching, the value of the term g m1 C GD /( , besides defining the contribution brought about by the noise in T 2 to the total ENC has the effect of modifying the choice of the optimum size for T 1 . As an example, the case will be considered where the noise in T 1 and T 2 is restricted to the channel thermal noise, for which (13) simplifies into: ENC to a non-negligible extent. If the 1/f noise in T 1 and T 2 is considered, a common practice, which consists in choosing a P-channel device for T 1 and an N-channel device for T 2 has the disadvantage of a sizeable increase in the 2 M ENC term due to 1/f noise, whose constant K a is larger in an N-MOS than in a P-MOS. To circumvent this problem, either the complementary cascode is avoided, and replaced by a cascode made of two transistors of the same type, or the active cascode solution of Fig. 9 is pursued, where the noise is determined by P-channel MOSFETS [38] . 
IV. SPECTROMETRY GRADE N-JFET PREAMPLIFIER
The upgrade in noise behavior which characterizes the CMOS processes of advanced conception has not been accompanied by a comparable progress in JFET processes. The main reason is that the monolithic JFET process used to produce the spectrometry grade N-channel devices of Fig. 3 and Fig. 4 does not allow a significant shrinking in channel length. This step would be the essential in order to increase the transition frequency of the devices and therefore improve the ENC behavior at peaking times below 100ns.
V. CONCLUSIONS
The most important aspect in the optimization of the frontend design in imaging and spectrometry applications with room temperature semiconductor detectors is connected with the improvement in the noise characteristics of MOSFETs. Such an improvement is largely determined by the reduction in the thickness of the gate oxide in submicron CMOS processes. A P-channel MOSFET belonging to a technology with a submicron gate length gate and an oxide thickness in the 5nm region behaves noisewise better than than a JFET up to peaking times of several microseconds. To take full advantage of this upgrade in the noise characteristics of active devices a careful control of the noise due to the current amplifier that follows the input device in the charge-sensitive loop becomes essential. 
